FIG 1




FIG 2




FIG 3







FIG 4

FIG 5

FIG 6

7 / 20



Time

FIG 7







FIG 8



FIG 9

FIG 10

FIG 11




FIG 12




FIG 13

14 / 20





FIG. 14

FIG 15

16 / 20






FIG. 16



17 / 20



Condition for  
high capacitance:  
 $V_t < 4.5$



Condition for  
low capacitance:  
 $V_t > -1.5$

FIG 17




FIG 18

19 / 20





FIG. 19



**FIG 20**